




.ENDS OP\_AMP


\*  
\*  
\*  
\*  
\*  
\*  
\*  
\*  
\*  
\*  
\*




.model **NPNP** NPN( **BF=210000** )  
.model **PNPP** PNP( **BF=210000** )

.end

=====TOP\_Rail\_HangOn=====




Whenever a transistor saturates, the power amplifier will go open loop and there will be a resulting recovery time.



\*#1=====WinSpiceVersion=====

TOP\_Rail\_HangOn  
 \* dsauersanjose@aol.com 8/15/08  
 \* www.idea2ic.com

\*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*  
 \*



VCC	VC	0	DC	6	
VEE	VE	0	DC	-6	
VIN	IN	0	DC	0	SIN( 0 60m 5k 1n )
R1	IN	INN	1k		
R2	INN	OUT	100k		
RL	OUT	0	8		
X_OPA	INN	0	VPB		OP_AMP
QN2	VC	OUT1	OUT		NPNP 100
QP2	VE	VPB	OUT		PNPP 100

```

QN1      OUT1      OUT1  VEM      NPNP
QP1      VPB       VPB   VEM      PNPP
QP3      VB1       VB1   VC       PNPP
QP4      OUT1      VB1   VC       PNPP
I1       VB1       0     20u

```

```
.tran 1u .5m 0 1u
```

```
.control
run
set pensize = 2
plot out
plot out out1 vpb

```

```
alter R1 resistance = 10000G
run
*plot -vcc#branch ylimit 0 1m
.endc

```

```
.SUBCKT OP_AMP INN INP OUT
EGBUF VDIF 0 INN INP 1
RGM VDIF VGND2 1k
CBW OUT VGND2 8p
EGOUT OUT 0 VGND2 0 -100000000
.ENDS OP_AMP

```

