

# Trends in high speed ADC design

Akira Matsuzawa

### Department of Physical Electronics Tokyo Institute of Technology

2007.10.27



# Contents

- Introduction
- Technology scaling and performance of pipelined ADCs
  - Performance model of pipelined ADC
- Design challenge of high speed ADCs
  - Pipelined ADCs
    - Optimization of OpAmp
    - Comparator controlled Current source in stead of OpAmp
  - Sub-ranging ADC
  - Successive approximation ADCs
  - Delta-sigma ADC



## Speed and power

Conversion speed has saturated at 200 MHz Smaller mW/MHz is needed for low power operation. 0.3mW/MHz for 10bit and 1mW/MHz for 12bit are the bottom lines.

3

ΓΟΚ



# **Pipelined ADC**

ΤΟΚ **Pursuing Excellence** 

4

#### Folding I/O characteristics makes higher resolution along with pipeline stages.



2007.10.27

### **Technology scaling for analog**

Technology scaling can reduce parasitic capacitances. **'** However signal capacitance will increase to keep the same SNR at lower voltage operation.

Parasitic capacitance  $\rightarrow$  smaller Operating voltage  $\rightarrow$  lower Signal swing  $\rightarrow$  lower

Signal capacitance →larger Voltage gain →lower



ASICON A. Matsuzawa

5

Pursuing Excellence

ΓΟΚ

## Performance model for pipelined ADC

We have developed the performance model for pipeline ADC that can treat technology scaling.





6

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence

#### Scaling and analog device and circuit parameters

ΤΟΚΥΟ ΤΙΞΕΗ Pursuing Excellence



2007.10.27

### **Determination of signal capacitance**

Larger resolution requires larger signal capacitance. *Pursuing Excellence*Furthermore, Voltage lowering increases signal capacitance more.



2.2V



ΓΟΚ



8

V<sub>sig\_pp</sub>

1.0V

1.6V

5.2V

3.6V

### **Performance curve**

Performance exhibits convex curve.

There is the peak conversion frequency and the optimum current.

Current increase results in increase of parasitic capacitances and decrease of conversion frequency in the higher current region.

9

ΓΟΚ



### **Performance summary**



2007.10.27

ASICON A. Matsuzawa

10

kada Lab

### **Optimization of OpAmp in Pipelined ADC**

90nm CMOS, near sub-threshold operation, and SC level-shift have realized 10bit 80MHz ADC with 0.8V operation and small power of 6.5mW



Figure 25.1.2: Schematic of two-stage amplifier.



11

Pursuing Excellence

ΓΟΚΥΟΊ

## **Results**

FUKYD TIECH PursuingExcellence

12

FoM=0.2pJ/step 0.08mW/MHz





# **Optimization of V**<sub>eff</sub>

13

Pursuing Excellence

ΓΟΚ

Optimum V<sub>eff</sub> is a function of resolution, current, and design rule.

The lower  $V_{eff}$  is recommended for scaled CMOS technology.



### Challenge to realize pipelined ADC without OpAmp

14

Pursuing Excellence

ΤΟΚ

#### Comparator controlled current source can realize the virtual ground.

#### Now challenge for not use of OpAmp in ADC design has started.



### **Realistic comparator controlled current source**

Time delay  $(V_x \rightarrow V_o)$  causes voltage offset. Small inverse current source has been introduced. The offset voltage can be reduced and does not effect the conversion linearity.



T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H. Lee, "Comparator-Based Switched-Capacitor Circuits For Scaled CMOS Technologies," IEEE, ISSCC 2006, Dig. of Tech. Papers, pp. 574-575. Feb. 2006.

10b, 8MHz ADC has been developed. Pd=2.5mW. Lowest Pd/MHz



ΤΠΚΥΠ Τ

Pursuing Excellence

## **Results**

Small FoM, however not amazingly

#### 10b ADC FoM =0.3pJ/step, 0.3mW/MHz





16

**Pursuing Excellence** 

ΤΟΚ

# **Sub-ranging ADC**

Sub-ranging ADC also doesn't require OpAmp and suitable for LV operation. However it requires low offset voltage comparators.

Use of positive feedback technique has realized low offset voltage.

ASICON A. Matsuzawa





ΤΟΚ

17

Pursuing Excellence

2007.10.27

## Results



18

#### Attain high ENOB of 10.5-11.0 30mW at 40MHz



0.4pJ/step





2007.10.27

# Successive approximation ADC

Successive approximation ADC has been used long time as a low power and low speed ADC. It doesn't require OpAmp but capacitor array and comparator. Thus this architecture looks suitable for scaled and low voltage CMOS.

Now challenge for renewal of this conventional architecture has started.

Successive approximation ADC

SA-ADC

**Eight interleaved SA-ADCs with 90nm CMOS** attain 600MHz operation.

19

Pursuina Excellence



### **Improvement of SA-ADC**

Asynchronous clock increases conversion frequency. Use of proper radix reduces capacitance.



#### Capacitor ladder with some radix number



## 6bit 600MHz 5.3mW ADC has been realized with 0.13um CMOS

$$\beta = 1 + \alpha \|\beta$$
  
radix =  $1 + \frac{\beta}{\alpha}$ 

S. W. M. Chen and R. W. Brodersen, "A 6b 600MS/s 5.3mW Asynchronous ADC in 0.13um CMOS," IEEE, ISSCC 2006, Dig. of Tech. Papers, pp. 574-575. Feb. 2006.



20

Pursuing Excellence

ΓΟΚΥΟ

2007.10.27

# **Newest SAR ADC**

SAR ADC must be one of the good solution for scaled analog technology. No OPamp is needed.

> No static power consumption. Higher signal swing and small capacitance





21

Pursuing Excellence

ΓΠΚ

## Analog operation with capacitances

Capacitances can realize analog operation for SAR ADC. *Pursuing Excellence* No static current is required and higher signal swing can be used.



ASICON A. Matsuzawa

ΓΟΚΥΟ

# **Results**



#### Amazing small FoM=65fJ/step has been attained.



#### 8bit, 0.3mW at 20MHz

J. Craninckx and G. Van der Plas, "A 65fJ/Conversion-Step 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS," IEEE ISSCC 20007, Dig. of Tech. Papers, pp.246-247, Feb. 2007.

ISSCC06	Arch.	Fs	ENOD	Р	FoM	FoM includes		
Paper #		[MS/s]	ENUB	[mW]	[fJ]	Ref.	Clock	Dec.
3.1	<b>CTΔΣ</b>	40	12	50	300	-	Yes	Yes
3.4	ΔΣ	4.4	12.6	13.8	500	-	No	No
12.1	PL	100	9.4	39	570	-	-	-
12.3	Subr.	50	10.4	30	440	-	-	-
12.4	PL-CBSC	7.9	8.7	2.5	760	-	-	-
12.5	SAR	0.1	10.5	0.025	170	No	No	-
12.7	PL	50	9.2	15	510	-	-	-
31.1	Flash	1250	3.7	2.5	160	-	-	-
31.5	SAR	300	5.3	2.65	220	No	Yes	-
This work	CS-SAR	20	7.8	0.29	65	Yes	Yes	-

### High resolution and high speed SAR ADC

To increase the resolution, a pre-amplifier is located in front of a comparator

24

**Pursuing Excellence** 

TOKYO



## **Results**

25

)kada Lab.



# **Delta-sigma ADC**

In delta-sigma ADC, higher operating frequency can increase SNR. For higher resolution ADC, the delta-sigma method must be vital.





26

Pursuing Excellence

ΓΠΚ

# Wide-band delta-sigma ADC

Delta sigma ADCs have emerged as a strong rival to high resolution nyquist ADCs

#### 90nm CMOS、BW=20MHz, DR(=SNR)=77dB, 50mmW, FoM=200fJ/conv.

L. J. Breems, et., al.

"A 56mW CT Quadrature Cascaded SD Modulator with 77dB in a Near aero-IF 20MHz Band. ISSCC 2007, pp. 238-239.

ΓΠΚΥ



Technology	90nm CMOS, 1P6M				
Supply voltage	1.2V				
Architecture	CT quadrature cascaded $\Sigma\Delta$ modulator (2-2, 4b)				
Sampling frequency	340MHz				
Bandwidth	20MHz @ 10.5MHz IF				
Max. input voltage	1Vp (differential)				
Dynamic range*	77dB (97dB @ 200kHz, 115dB @ 3kHz)				
Peak SNR / SNDR*	71dB / 69dB				
Image rejection	>55dB (for -1MHz input tone)				
Active chip area	0.5mm <sup>2</sup>				
Power consumption	50mW (analog), 6mW (digital)				
Figure-of-merit (FOM)	0.2pJ/conv. (FOM=P/(2^enob*2*BW))				
(*1 M La input signal, signal bendwidth is OOM La)					

(\*1MHz input signal, signal bandwidth is 20MHz)



27

Pursuing Excellence

# Summary

- Technology issues due to technology scaling
  - Low voltage operation → small headroom
  - Reducing voltage gain
  - Small voltage swing → larger signal capacitance
  - Difficult to realize high resolution ADCs
- Design challenges of ADCs
  - Pipelined ADC
    - Optimization of OpAmp
    - Comparator controlled current source
  - Revival of ADC architectures
    - --- No use of OpAmps ----
    - Sub-ranging ADC
    - SAR ADC
  - Delta-sigma ADC is increasing signal bandwidth



TOK

#### FURTHER READING

Click any one of the following links to be taken to a website which contains the following documents.

The following are some recent examples of Asynchronous ADC activity off the web.

6 bit Asynchronous December 2006 Asynchronous ADC In CAD Mentor Graphics Asynchronous Data Processing System ASYNCHRONOUS PARALLEL RESISTORLESS ADC Flash Asynchronous Analog-to-Digital Converter Novel Asynchronous ADC Architecture LEVEL BASED SAMPLING FOR ENERGY CONSERVATION IN LARGE NETWORKS A Level-Crossing Flash Asynchronous Analog-to-Digital Converter Weight functions for signal reconstruction based on level crossings Adaptive Rate Filtering Technique Based on the Level Crossing Sampling Adaptive Level-Crossing Sampling Based DSP Systems A 0.8 V Asynchronous ADC for Energy Constrained Sensing Applications\_ Spline-based signal reconstruction algorithm from multiple level crossing samples A New Class of Asynchronous Analog-to-Digital Converters Effects of time quantization and noise in level crossing sampling stabilization

Here is some more background information on Analog to Digital converters.

A 1-GS/s 6-bit 6.7-mW ADC A Study of Folding and Interpolating ADC Folding\_ADCs\_Tutorials high speed ADC design Investigation of a Parallel Resistorless ADC

Here are some patents on the subject.

4,291,299 Analog to digital converter using timed 4,352,999 Zero crossing comparators with threshold 4,544,914 Asynchronously controllable successive approximation 4,558,348 Digital video signal processing system using 5,001,364 Threshold crossing detector 5,315,284 Asynchronous digital threshold detector 5,945,934 Tracking analog to digital converter 6,020,840 Method and apparatus for representing waveform 6,492,929 Analogue to digital converter and method 6,501,412 Analog to digital converter including a quantizers 6,667,707 Analog to digital converter with asynchronous ability 6,720,901 Interpolation circuit having a conversio2 6,850,180 SelfTimed ADC 6,965,338 Cascade A D converter 7,133,791 Two mean level crossing time interval

11.19.10\_1.20PM dsauersanjose@aol.com Don Sauer