ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING

CMOS VLSI DESIGN

Dr. Lynn Fuller

Webpage: <u>http://people.rit.edu/~lffeee</u> Microelectronic Engineering Rochester Institute of Technology 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041 Email: Lynn.Fuller@rit.edu Department webpage: <u>http://www.microe.rit.edu</u>

Rochester Institute of Technology

Microelectronic Engineering

12-31-2007 cmosvlsi2007.ppt

© December 31, 2007 Dr. Lynn Fuller

OUTLINE

Design Approach Process Technology MOSIS Design Rules Primitive Cells, Basic Cells, Macro Cells Projects Maskmaking References Homework


Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

THE NEED FOR CAD

With millions of transistors per chip it is impossible to design with no errors without computers to check layout, circuit performance, process design, etc.



Rochester Institute of Technology Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

COMPARISON OF DESIGN METHODOLOGIES

Full Custom Design

Direct control of layout and device parameters

Longer design time but faster operation more dense


Standard Cell Design

Easier to implement Limited cell library selections Gate Array or Programmable Logic Array Design Fastest design turn around

Reduced Performance

Rochester Institute of Technology

Microelectronic Engineering




© December 31, 2007 Dr. Lynn Fuller

STAGES IN THE CAD PROCESS

Problem Specification Behavioral Design Functional and Logic Design Circuit Design Physical Design (Layout)


Fabrication Technology CAD (TCAD) Packaging Testing



Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller



PROCESS SELECTION

It is not necessary to know all process details to do CMOS integrated circuit design. However the process determines important circuit parameters such as supply voltage and maximum frequency of operation. It also determines if devices other than PMOS and NMOS transistors can be realized such as poly-to-poly capacitors and EEPROM transistors. The number of metal interconnect layers is also part of the process definition.

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

RIT SUBµ CMOS

RIT Subµ CMOS 150 mm wafers Nsub = 1E15 cm-3Nn-well = 3E16 cm-3 $X_{j} = 2.5 \ \mu m$ Np-well = 1E16 cm-3 $X_{j} = 3.0 \,\mu m$ LÕCOS Field Ox = 6000 ÅXox = 150 Å $Lmin = 1.0 \mu m$ LDD/Side Wall Spacers Vdd = 5 Volts, Vto = +/- 1 Volt Two Layer Metal




Long Channel Behavior


Rochester Institute of Technology


Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller



RIT ADVANCED CMOS VER 150 RIT Advanced CMOS 150 mm Wafers Nsub = 1E15 cm-3 or 10 ohm-cm, pI. Nn-well = 1E17 cm-3 $X_{j} = 2.5 \ \mu m$ Np-well = 1E17 cm-3 $X_{j} = 2.5 \ \mu m$ Shallow Trench Isolation Long Field Ox (Trench Fill) = 4000 ÅChannel Dual Doped Gate n+ and p+ Behavior Xox = 100 Å $Lmin = 0.5 \ \mu m$, $Lpoly = 0.35 \ \mu m$, $Leff = 0.11 \ \mu m$ LDD/Nitride Side Wall Spacers Vdd = 3.3 volts TiSi2 Salicide Vto=+-0.75 volts Tungsten Plugs, CMP, 2 Layers Aluminum **Rochester Institute of Technology** Microelectronic Engineering © December 31, 2007 Dr. Lynn Fuller Page 10





Internal Channel Length, Lint =distance between junctions, including under diffusion Effective Channel Length, Leff = distance between space charge layers, Vd = Vs = 0Channel Length, L, = distance between space charge layers, when Vd= what it is Extracted Channel Length Parameters = anything that makes the fit good (not real)

© December 31, 2007 Dr. Lynn Fuller

MOSIS TSMC 0.35 2POLY 4 METAL PROCESS

General Information

About MOSIS Products Processes Prices Support User Group Events Job Openings News

Work with MOSIS

<u>Overview</u> <u>Getting Started</u> <u>Design and Test</u>

Requests

<u>Run Status</u> <u>Project Status</u> <u>Test Data</u>

Docs and Forms Documents

Forms/Agreements Web Forms

Quick Reference

New Users Experienced Users Purchasing Agents Design and Test Academic Institutions Export Program Submit A Project

Search MOSIS

Search

http://www.mosis.com/Technical/Designrules/scmos/scmos-main.html#tech-codes

MOSIS SCMOS Technology Codes and Layer Maps SCN4M and SCN4M SUBM

This is the layer map for the technology codes SCN4M and SCN4M_SUBM using the MOSIS Scalable CMOS layout rules (<u>SCMOS</u>), and only for SCN4M and SCN4M_SUBM. For designs that are laid out using other design rules (or <u>technology</u> <u>codes</u>), use the standard layer mapping conventions of that design rule set. For submissions in GDS format, the datatype is "o" (zero) unless specified in the map below.

SCN4M: Scalable CMOS N-well, 4 metal, 1 poly, silicided. Silicide block and thick oxide option available only on the TSMC process.

SCN4M_SUBM: Uses revised layout rules for better fit to sub-micron processes (see MOSIS Scalable CMOS (SCMOS) Design Rules, <u>section 2.4</u>).

Fabricated on <u>TSMC</u>, <u>AMIS</u>, and <u>Agilent/HP</u> 0.35 micron process runs. See "Notes" section of layer map for foundry-specific options.

Layer	GDS	CIF	CIF Synonym	Rule Section			Notes		
N WELL	42	CWN		1					
ACTIVE	43	CAA		2					
THICK ACTIVE	60	СТА		<u>24</u>	Optional	for TSMC; not	t available for Agilent/HP	nor AMIS	
POLY	46	CPG		<u>3</u>	l				
SILICIDE BLOCK	29	CSB		<u>20</u>	Optional	for Agilent/H	IP; not available for AMI		
<u>N PLUS SELECT</u>	45	CSN		4					
<u>P PLUS SELECT</u>	44	CSP		4	-				
CONTACT	25	ccc	CCG	<u>5, 6, 13</u>	<u>l</u>				
POLY CONTACT	47	ССР		<u>5</u>	Can be r	eplaced by CO	ONTACT		
ACTIVE CONTACT	48	CCA		<u>6</u>	Can be r	eplaced by CO	ONTACT		
METAL1	49	CM1	CMF	7					
VIA	50	CV1	CVA	<u>8</u>	<u>l</u>				
METAL2	51	CM2	CMS	<u>9</u>	<u>!</u>			<u> </u>	
VIA2	61	CV2	CVS	<u>14</u>	:	TSMC	0.35 micron	0.2	5 <u>SCN4ME</u>
METAL3	62	СМЗ	CMT	<u>15</u>			2P4M (4 Metal		
VIA3	30	CA3	CVT	<u>21</u>			Polycided, 3.3		
METAL4	31	CM4	CMQ	<u>22</u>			V/5 V)		
<u>GLASS</u>	52	COG		<u>10</u>	!	i	-i	i	i
PADS	26	ХР			Non-fab	layer used to	highlight pads		
Comments		сх			Commen	its			

© December 31, 2007 Dr. Lynn Fuller

MOSIS TSMC 0.35 2-POLY 4-METAL LAYERS

MASK LAYER NAME	MENTOR NAME	GDS #	COMMENT
N WELL	N_well.i	42	
ACTIVE	Active.i	43	
POLY	Poly.i	46	
N PLUS	N_plus_select.i	45	
P PLUS	P_plus_select.i	44	
CONTACT	Contact.i	25	Active_contact.i 48 poly_contact.i 47
METAL1	Metal1.i	49	
VIA	Via.i	50	
METAL2	Metal2.i	51	


Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

MORE LAYERS USED IN MASK MAKING

LAYER	NAME	GDS	COMMENT
	cell_outline.i	70	Not used
	alignment	81	Placed on first level mask
	nw_res	82	Placed on nwell level mask
	active_lettering	83	Placed on active mask
	channel_stop	84	Overlay/Resolution for Stop Mask
	pmos_vt	85	Overlay/Resolution for Vt Mask
	LDD	86	Overlay/Resolution for LDD Masks
	p plus	87	Overlay/Resolution for P+ Mask
	n plus	88	Overlay/Resolution for N+ Mask




Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

OTHER LAYERS



LAMBDA BASED DESIGN RULES

The design rules may change from foundry to foundry or for different technologies. So to make the design rules generic the sizes, separations and overlap are given in terms of numbers of lambda (λ). The actual size is found by multiplying the number by the value for lambda.


For example:

RIT PMOS process $\lambda = 10 \ \mu m$ and minimum metal width is 3 λ so that gives a minimum metal width of 30 μm . The RIT CMOS process (single well) has $\lambda = 4 \ \mu m$ and the minimum metal width is also 3 λ so minimum metal is 12 μm but if we send our CMOS designs out to industry λ might be 0.8 μm so the minimum metal of 3 λ corresponds to 2.4 μm . In all cases the design rule is the minimum metal width = 3 λ

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller




Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller


MOSIS LAMBDA BASED DESIGN RULES

http://www.mosis.com/design/rules/



MOSIS LAMBDA BASED DESIGN RULES

http://www.mosis.com/design/rules/



MOSIS Educational Program

Instructional Processes Include: AMI $\lambda = 0.8 \ \mu m$ SCMOS Rules AMI $\lambda = 0.35 \ \mu m$ SCMOS Rules

Research Processes: go down to poly length of 65nm

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

MOSIS REQUIREMENTS

MOSIS requires that projects have successfully passed LVS (Layout Versus Schematic) and DRC (Design Rule Checking). Our MENTOR tools for LVS and DRC (as they are set up) require separate N-select and P-select levels in order to know an NMOS transistor from a PMOS transistor. Although either an N-well, Pwell or both will work for a twin well process, we have set up our DRC to look for N-well.

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

RIT PROCESSES

At RIT we use the SMFL-CMOS or Sub-CMOS processes for most designs. In these processes the minimum poly length is $2\mu m$ and $1\mu m$ respectively. We use scalable MOSIS design rules with lambda equal to $1\mu m$ and $0.5\mu m$. These processes use one layer of poly and two layers of metal.

The examples on the following pages are designs that could be made with either of the above processes. As a result the designs are generous, meaning that larger than minimum dimensions are used. For example $\lambda = 1 \mu m$ and minimum poly is 2λ but biased to $2.5 \mu m$ because our poly etch is isotropic. (alternatively this biasing could be done at mask making)

The design approach for digital circuits is to design primitive cells and then use the primitive cells to design basic cells which are then used in the project designs. A layout approach is also used that allows for easy assembly of these cells into more complex cells.


PRIMITIVE CELLS

Primitive Cells Inverter NOR2 NOR3 NOR4 NAND2 NAND3 NAND4 Etc.

Rochester Institute of Technology Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

CMOS INVERTER






NOR and NAND

1

1



0

1

1

VOUT


VB

റ

 $+\mathbf{V}$

0-

VA



 $\begin{array}{c|c|c|c|c|c|c|c|c|}\hline VA & VB & VOUT \\\hline 0 & 0 & 1 \\\hline \end{array}$


1


0

1

0


0 0





Rochester Institute of Technology Microelectronic Engineering


© December 31, 2007 Dr. Lynn Fuller



MORE PRIMITIVE CELLS

© December 31, 2007 Dr. Lynn Fuller


MORE PRIMITIVE CELLS



© December 31, 2007 Dr. Lynn Fuller

BASIC CELLS

Basic Cells XOR D FF JK FF Data Latch



Rochester Institute of Technology

Microelectronic Engineering


© December 31, 2007 Dr. Lynn Fuller

DESIGN S


XOR


<u> </u>	<u>_ n Un / / / / / / / / / / / / / / / / / </u>		
· · · · · · · ·			
· · · · · · · · · · · · · · · · · · ·			
nutt 🦕 r	inn2 🖵 hnn	2 Innr2 S	null
		>	
	. 	 	
	<u>~~~~</u>	<u></u>	<u> </u>
	© December 31, 2007 Dr. Lyn	n Fuller Page 30]

XOR










Q=DATA IF CLOCK IS HIGH IF CLOCK IS LOW Q=PREVIOUS DATA VALUE

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

EDGE TRIGGERED D FLIP FLOP




Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

EDGE TRIGGERED D FLIP FLOP Ø D ال <u>الجا</u>ر ا 12 -**7** -¢2 EF. -9 к÷.

© December 31, 2007 Dr. Lynn Fuller




Rochester Institute of Technology

Microelectronic Engineering


© December 31, 2007 Dr. Lynn Fuller

JK FLIP FLOP



PROJECTS

Multiplexer Full Adder Binary Counter





4:1 Multiplexer

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller





similarly for Q_1 , Q_2 and Q_3 $Q_1 = A'BI$

© December 31, 2007 Dr. Lynn Fuller

0


1

0

Ι

0


DE MULTIPLEXER




© December 31, 2007 Dr. Lynn Fuller


FULL ADDER

0 0 0 1 1 1 1	0 0 1 1	0 1 0	0 1	0 0
0 0 1 1 1	1			0
0 1 1 1		0		
1 1 1	1		1	0
1 1		1	0	1
1	0	0	1	0
	0	1	0	1
1	1	0	0	1
	1	1	1	1
	Roci	hester Inst	itute of Techr	nology
	Mici	roelectroni	ic Engineerin	g





8-BIT BINARY COUNTER





Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

8-BIT BINARY COUNTER






© December 31, 2007 Dr. Lynn Fuller

FILE FORMATS

Mentor- ICGraph files (filename.iccel), all layers, polygons with up to 200 vertices

GDS2- CALMA files (old IC design tool) (filename.gds), all layers, polygons

MEBES- files for electron beam maskmaking tool, each file one layer, trapezoids only





Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

RIT SUB-CMOS PROCESS





OTHER MASKMAKING FEATURES

Fiducial Marks-marks on the edge of the mask used to align the mask to the stepper Barcodes Titles Alignment Keys- marks on the die from a previous level used to align the wafer to the stepper CD Resolution Targets- lines and spaces Overlay Verniers- structures that allow measurement of x and y overlay accuracy

Tiling

Optical Proximity Correction (OPC)

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

REFERENCES

- 1. Silicon Processing for the VLSI Era, Volume 1 Process Technology, 2nd, S. Wolf and R.N. Tauber, Lattice Press.
- 2. The Science and Engineering of Microelectronic Fabrication, Stephen A. Campbell, Oxford University Press, 1996.
- MOSIS Scalable CMOS Design Rules for Generic CMOS Processes, <u>www.mosis.org</u>, and <u>http://www.mosis.com/design/rules/</u>

Rochester Institute of Technology

Microelectronic Engineering

© December 31, 2007 Dr. Lynn Fuller

HOMEWORK - CMOS VLSI DESIGN

- 1. Sketch and label the seven layout layers of a CMOS 2-input OR gate that uses the MOSIS lambda based design rules and uses minimum area. Calculate the area of the smallest rectangle to enclose the design in μm^2 .
- 2. What lithographic layers are not drawn by the designer in the Adv-CMOS process? How are they created?
- 3. For the p-well CMOS layout shown below sketch the crossection A-A' just after level 5 lithography. A_____
- 4. Does the designer draw the alignment marks, fiducial marks, resolution and overlay features?

Rochester Institute of Technology Microelectronic Engineering

