

# 78K0/KF2

One-sheet Manual  
Compact and Easily Readable

$\mu$  PD78F0544, 78F0545, 78F0546, 78F0547, 78F0547D, 78F0544A<sup>Note</sup>, 78F0545A<sup>Note</sup>, 78F0546A<sup>Note</sup>, 78F0547A<sup>Note</sup>, 78F0547DA<sup>Note</sup> - Note Under development








### Outline of Functions

Item	$\mu$ PD78F0544	$\mu$ PD78F0545	$\mu$ PD78F0546	$\mu$ PD78F0547	$\mu$ PD78F0547D	$\mu$ PD78F0544A	$\mu$ PD78F0545A	$\mu$ PD78F0546A	$\mu$ PD78F0547A	$\mu$ PD78F0547DA
Internal memory	48 KB	60 KB	96 KB	128 KB						
High-speed RAM	1 KB	2 KB	4 KB	6 KB						
Buffer RAM	32 bytes	32 bytes	32 bytes	32 bytes						
Internal expansion RAM	4096 bytes	4096 bytes	4096 bytes	4096 bytes						
Internal high-speed oscillator	32.768 kHz	32.768 kHz	32.768 kHz	32.768 kHz						
Internal low-speed oscillator	240 kHz	240 kHz	240 kHz	240 kHz						
General-purpose registers	8 bits x 32 registers	8 bits x 32 registers	8 bits x 32 registers	8 bits x 32 registers						
Instruction set	8-bit operation, 16-bit operation	8-bit operation, 16-bit operation	8-bit operation, 16-bit operation	8-bit operation, 16-bit operation						
IO ports	7 Total: 4 CMOS I/O, 3 Open-drain I/O	7 Total: 4 CMOS I/O, 3 Open-drain I/O	7 Total: 4 CMOS I/O, 3 Open-drain I/O	7 Total: 4 CMOS I/O, 3 Open-drain I/O						
Timers	16-bit timer/counter: 2 channels	16-bit timer/counter: 2 channels	16-bit timer/counter: 2 channels	16-bit timer/counter: 2 channels						
Timer outputs	5 (PWM output: 4, PPG output: 1)	5 (PWM output: 4, PPG output: 1)	5 (PWM output: 4, PPG output: 1)	5 (PWM output: 4, PPG output: 1)						
Clock output	156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock)	156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock)	156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock)	156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock)						
Buzzer output	2.44 kHz, 4.88 kHz, 9.77 kHz, 19.54 kHz (peripheral hardware clock)	2.44 kHz, 4.88 kHz, 9.77 kHz, 19.54 kHz (peripheral hardware clock)	2.44 kHz, 4.88 kHz, 9.77 kHz, 19.54 kHz (peripheral hardware clock)	2.44 kHz, 4.88 kHz, 9.77 kHz, 19.54 kHz (peripheral hardware clock)						
A/D converter	10-bit resolution, 8 channels (AN0~AN7) x 2.5 to 5.5 V	10-bit resolution, 8 channels (AN0~AN7) x 2.5 to 5.5 V	10-bit resolution, 8 channels (AN0~AN7) x 2.5 to 5.5 V	10-bit resolution, 8 channels (AN0~AN7) x 2.5 to 5.5 V						
Serial interface	UART supporting LIN bus: 1 channel	UART supporting LIN bus: 1 channel	UART supporting LIN bus: 1 channel	UART supporting LIN bus: 1 channel						
Multiplier/divider	16 bits x 16 bits = 32 bits (multiplication)	16 bits x 16 bits = 32 bits (multiplication)	16 bits x 16 bits = 32 bits (multiplication)	16 bits x 16 bits = 32 bits (multiplication)						
Vectored internal interrupts	Internal: 20	Internal: 20	Internal: 20	Internal: 20						
Key interrupt	Key interrupt (KEYIF) occurs by detecting falling edge of key input pin (KRD to KRT)	Key interrupt (KEYIF) occurs by detecting falling edge of key input pin (KRD to KRT)	Key interrupt (KEYIF) occurs by detecting falling edge of key input pin (KRD to KRT)	Key interrupt (KEYIF) occurs by detecting falling edge of key input pin (KRD to KRT)						
On-chip debug function	None	None	None	None						
Power supply voltage	1.8 to 5.5 V	1.8 to 5.5 V	1.8 to 5.5 V	1.8 to 5.5 V						
Operating ambient temperature	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -40 to 85°C						
Package	80-pin plastic LQFP (14x14)	80-pin plastic LQFP (12x12)	80-pin plastic LQFP (14x14)	80-pin plastic LQFP (12x12)						

Note: Under development

### Memory map

Address Range	Device Variant	Memory Type	Size
FFFFF - F0000	All	Special function registers (SFR)	256 bytes
F0000 - FA000	All	Internal high-speed RAM	1024 bytes
FA000 - FB000	All	Reserved	
FB000 - FC000	All	Buffer RAM	32 bytes
FC000 - FD000	All	Reserved	
FD000 - FE000	All	Internal expansion RAM	1024 bytes
FE000 - FF000	All	Reserved	
FF000 - FFFF	All	Flash memory	48 KB
00000 - 00000	$\mu$ PD78F0544, 78F0544A	Flash memory	48 KB
00000 - 00000	$\mu$ PD78F0545, 78F0545A	Flash memory	60 KB
00000 - 00000	$\mu$ PD78F0546, 78F0546A	Flash memory	96 KB
00000 - 00000	$\mu$ PD78F0547, 78F0547A	Flash memory	128 KB
00000 - 00000	$\mu$ PD78F0547D, 78F0547DA	Flash memory	128 KB



Development Tools (1/5)

Remark For details about development tools, see the site for development tools at NEC Electronics Website.
http://www.necel.com

(1) Software Tools

Table with columns: Host Machine, Software package, Software Tools. Lists tools like SP78K0, RA78K0, C78K0, etc.

(2) Hardware Tools (1/3)

<1> On-chip debug emulator OB-78KOMINI (MINICUBE<sup>®</sup>)

Table with columns: On-chip Debug Emulator, Target Connector Specifications. Lists OB-78KOMINI and its connector details.

Remark The OB-78KOMINI is supplied with ID78K0-OB, a USB cable, a connection cable (10-pin cable) and a self-check board.




Table with columns: Connector pin layout (10-pin), Pin No., Name, IN/OUT, Description. Lists pins 1-10 and their functions.

Notes 1. Signal names in MINICUBE. 2. As seen from MINICUBE.

Development Tools (5/5)

(3) Flash Memory Write Tools (3/3)

<2> Flash memory programmer PG-FP4, FL-FP4, PG-FLP3, FL-FP3 (LITE3) (2/2)

Table with columns: Connector pin layout of PG-FP4 and FL-FP4 (view from socket side). Shows pin numbers 1-16.

Table with columns: Connector pin configuration of PG-FP4 and FL-FP4. Shows pin numbers 1-16.

Table with columns: Signal Name of PG-FP4, Target Connector, Type A Signal (16-Pin). Lists pins 1-16 and their signal names.

Note Signals in parentheses and the corresponding pins are not used with 78K0KF2.

Operation List (1/6)

Operand Identifiers and specification methods

Table with columns: Identifier, Specification Method. Lists identifiers like R, A, X, SP, etc. and their corresponding specification methods.

Note Addresses from FFDDH to FFDH cannot be accessed with these operands.

Operation List (5/6)

Instruction Group

Table with columns: Instruction Group, Mnemonic, Operands, Bytes, Note 1, Note 2, Operation, Flag, Z, AC, CY. Lists instructions like ADD, MOV, SUB, etc.

Notes 1. When the internal high-speed RAM area is accessed... 2. When an area except the internal high-speed RAM area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock... 2. This clock cycle applies to the internal ROM program.

Special Function Register (SFR) List (3/4)

Table with columns: Address, Special Function Register (SFR) Name, Symbol, RW, Manipulatable Bit Unit, After Reset. Lists SFRs like F7F3H, F7F4H, etc.

Notes 1. The reset value of WDT is determined by setting of control byte... 2. The value of this register is OEH immediately after a reset...

Development Tools (2/5)

(2) Hardware Tools (2/3)

<2> In-circuit emulator OB-78K0K2 (IECUBE<sup>®</sup>)

Table with columns: In-Circuit Emulator, Package, Check Pin Adapter, Emulation Probe, Exchange Adapter, Space Adapter, YQ Connector, Mount Adapter, Target connector. Lists OB-78K0K2 and its components.

Remark The OB-78K0K2 is supplied with ID78K0-OB, a USB cable, a power supply unit, OB-MINI2, connection cables (10-pin cable and 16-pin cable) and the 78K0-OCB board.




Table with columns: Connector pin configuration (16-pin), Pin No., Name, IN/OUT, Description. Lists pins 1-16 and their functions.

Notes 1. Signal names in MINICUBE. 2. As seen from MINICUBE.

Operation List (2/6)

Description of operation column. A, X register, B, R register, C, R register, D, R register, E, R register, H, H register, L, R register, AX register, etc.

Remark The flag operation, O, Cleared to 0, 1, Set to 1, ...

Table with columns: Instruction Group, Mnemonic, Operands, Bytes, Note 1, Note 2, Operation, Flag, Z, AC, CY. Lists instructions like MOV, ADD, SUB, etc.

Notes 1. When the internal high-speed RAM area is accessed... 2. When an area except the internal high-speed RAM area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock... 2. This clock cycle applies to the internal ROM program.

Operation List (6/6)

Instruction Group

Table with columns: Instruction Group, Mnemonic, Operands, Bytes, Note 1, Note 2, Operation, Flag, Z, AC, CY. Lists instructions like RET, PUSH, POP, etc.

Notes 1. When the internal high-speed RAM area is accessed... 2. When an area except the internal high-speed RAM area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock... 2. This clock cycle applies to the internal ROM program.

Special Function Register (SFR) List (4/4)

Table with columns: Address, Special Function Register (SFR) Name, Symbol, RW, Manipulatable Bit Unit, After Reset. Lists SFRs like FFBH, FFBCH, etc.

Notes 1. The reset values of LVM1 and LVS1 vary depending on the reset source... 2. Regardless of the internal memory capacity...

Development Tools (3/5)

(2) Hardware Tools (3/3)

<2> On-chip debug emulator with programming function OB-MINI2 (MINICUBE<sup>®</sup>) for on-chip debugging

Table with columns: On-Chip Debug Emulator with Programming Function, Target Connector Specifications. Lists OB-MINI2 and its connector details.

(3) Flash Memory Write Tools (1/3)

<1> On-chip debug emulator with programming function OB-MINI2 (MINICUBE<sup>®</sup>) for flash programming

Remarks 1. The OB-MINI2 is supplied with a USB cable, connection cables (10-pin cable and 16-pin cable) and the 78K0-OCB board.




Table with columns: Connector pin layout (16-pin), Pin No., Name, IN/OUT, Description. Lists pins 1-16 and their functions.

Notes 1. Signal names in MINICUBE. 2. As seen from MINICUBE.

Table with columns: Connector pin configuration (16-pin), Pin No., Name, IN/OUT, Description. Lists pins 1-16 and their functions.

Remark The 10-pin target connector is the same as that of MINICUBE. See the description of the target connector of MINICUBE.

Operation List (3/6)

Instruction Group

Table with columns: Instruction Group, Mnemonic, Operands, Bytes, Note 1, Note 2, Operation, Flag, Z, AC, CY. Lists instructions like MOV, ADD, SUB, etc.

Notes 1. When the internal high-speed RAM area is accessed... 2. When an area except the internal high-speed RAM area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock... 2. This clock cycle applies to the internal ROM program.

Special Function Register (SFR) List (1/4)

Table with columns: Address, Special Function Register (SFR) Name, Symbol, RW, Manipulatable Bit Unit, After Reset. Lists SFRs like FFDH, FFEH, etc.

This document is a reference.

The information in this document is current as of January, 2007. The information is subject to change without notice. For actual design, refer to the latest publications of NEC Electronics data sheets or data books, etc.

Development Tools (4/5)

(3) Flash Memory Write Tools (2/3)


<2> Flash memory programmer PG-FP4, FL-FP4, PG-FLP3, FL-FP3 (LITE3) (1/2)

Table with columns: Flash Memory Programmer, Flash Memory Adapter, Flash Memory Write Adapter. Lists PG-FP4, FL-FP4, etc.

Remarks 1. FL-FP4, FL-FP3 (LITE3), FA-80K-BT-A, FA-78F0470C-LIB-AM, FA-80K-EU-A, and FA-78F0470C-BEUM-A are products of Naito Denrai Machida Mfg. Co., Ltd.



Wiring example in 3-wire serial IO (CS10) mode. Wiring example in UART (UART6) Mode.



Note The above figure illustrates an example of wiring when using the clock output from the PG-FP4 or FL-FP4. When using the clock output from the PG-FP3 or FL-FP3, connect CLK to X1P121 (pin 15), and connect its inverted signal to X2/EXCLKP122 (pin 14).

Table with columns: Target cable outline of PG-FP4, FL-FP4. Lists pins 1-16 and their functions.

Note Type B is not used to connect with 78K0KF2 because 78K0KF2 incorporates the single-power supply flash memory.

Operation List (4/6)

Instruction Group

Table with columns: Instruction Group, Mnemonic, Operands, Bytes, Note 1, Note 2, Operation, Flag, Z, AC, CY. Lists instructions like OR, XOR, AND, etc.

Notes 1. When the internal high-speed RAM area is accessed... 2. When an area except the internal high-speed RAM area is accessed.

Remarks 1. One instruction clock cycle is one cycle of the CPU clock... 2. This clock cycle applies to the internal ROM program.

Special Function Register (SFR) List (2/4)

Table with columns: Address, Special Function Register (SFR) Name, Symbol, RW, Manipulatable Bit Unit, After Reset. Lists SFRs like FF3AH, FF3BH, etc.

For further information, please contact:

NEC Electronics Corporation, 1765, Shimomura, Nakahara-ku, Kawasaki, Kanagawa 211-8666, Japan. Tel: 044-435-6111. Fax: 044-435-5111.