





## ====ABSOLUTE\_VALUE\_CURRENT\_COMPARATOR=====

**4,069,460**  
Current comparator circuit



While reading about various folding ADC architectures, some of the input/output waveforms appeared to be very familiar. As it turns out, patent 4069460 happens to produce a folding pattern to the output current when a ramp input current is applied.



It just so happens that an absolute value current comparator both binary compares and folds an input current at the same time. The principle is that the currents in QN1 and QN2 are always equal. A 500 $\mu$ A DC current is applied to node V2. When the input current  $I_{in}$  is zero, QN1 gets its 500 $\mu$ A current from QN6. When the input current  $I_{in}$  is 500 $\mu$ A, no current to flow through QN5 or QN6. And when  $I_{in}$  is 1000 $\mu$ A, 500 $\mu$ A flow thru QN5.


So the circuit is doing a current comparison of the input current. When  $I_{in}$  is less than  $I_{ref}$ , then  $V_2$  is 600mV higher than  $V_1$ . And the reverse is true when  $I_{in}$  is greater than  $I_{ref}$ . Transistors QN5 and QN6 clamp  $V_2$  and  $V_1$  to prevent QN1 and QN2 from saturating. And as a side benefit, the output current follows this equation.

```
IOUT = ABS(Iin - Iref)
```

In other words, the input current gets folded around the reference current to the output at the same time it is compared to a reference current to produce a differential output voltage.

## =====Spice\_Code=====

```
ABSOLUTE_VALUE_COMPARATOR
```



```
.OPTIONS GMIN      =1e-18  METHOD      =trap
IIN      VIN   V1      PWL( 0 0 1 1m )
Iref     0     V2      .5m
VCC      VCC   0      DC  2
VIN      VIN   0      DC  2
R1       VOUT VCC      1
QN1      V1     VB      0      npnv    1
QN2      V2     VB      0      npnv    1
QN3      VCC   V1      VB      npnv    1
QN4      VCC   V2      VB      npnv    1
QN5      VOUT V1      V2      npnv    1
QN6      VOUT V2      V1      npnv    1

.tran  1m  1
.model npnv  npn ( is=1e-18 bf=300 )
.control
set pensize = 3
run
let Iin_ma = -i(vin)*1000
let Iout_ma = -i(vcc)*1000

plot v(vcc) -v(vout)
plot -i(vcc)
plot -i(vin)
plot v(v1)
plot v(v1) ylimit 0 2

plot Iin_ma  Iout_ma  V1 V2
plot Iin_ma  Iout_ma

.endc
.end


```

8.18.11\_1.24PM  
dsauersanjose@aol.com  
Don Sauer